publication order number: ntms7n03r2/d ? semiconductor components industries, llc, 2005 june, 2005 ? rev. 4 1 ntms7n03r2 power mosfet 7 amps, 30 volts n?channel soic?8 features ? ultra low r ds(on) ? higher efficiency extending battery life ? logic level gate drive ? miniature soic?8 surface mount package ? avalanche energy specified ? i dss specified at elevated temperature ? pb?free package is available typical applications ? dc?dc converters ? power management ? motor controls ? inductive loads ? replaces mmsf7n03hd, mmsf7n03z, and mmsf5n03hd in many applications n?c 1 2 3 4 8 7 6 5 top view source source gate drain drain drain drain 7 amperes 30 volts r ds(on) = 23 m soic?8 case 751 style 13 n?channel marking diagram d s g pin assignment http://onsemi.com e7n03 ayww 1 8 a = assembly location y = year ww = work week = pb?free package (note: microdot may be in either location) 1 8 see detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. ordering information
ntms7n03r2 http://onsemi.com 2 maximum ratings (t c = 25 c unless otherwise noted) rating symbol value unit drain?to?source voltage v dss 30 vdc drain?to?gate voltage (r gs = 1.0 m ) v dgr 30 vdc gate?to?source voltage ? continuous v gs 20 vdc thermal resistance, junction?to?ambient (note 1) r ja 50 c/w total power dissipation @ t a = 25 c p d 2.5 w drain current ? continuous @ t a = 25 c drain current ? continuous @ t a = 70 c drain current ? pulsed (note 4) i d i d i dm 8.5 6.8 25 adc apk thermal resistance, junction?to?ambient (note 2) r ja 85 c/w total power dissipation @ t a = 25 c p d 1.47 w drain current ? continuous @ t a = 25 c drain current ? continuous @ t a = 70 c drain current ? pulsed (note 4) i d i d i dm 6.5 5.2 18 adc apk thermal resistance, junction?to?ambient (note 3) r ja 156 c/w total power dissipation @ t a = 25 c p d 0.8 w drain current ? continuous @ t a = 25 c drain current ? continuous @ t a = 70 c drain current ? pulsed (note 4) i d i d i dm 4.8 3.8 14 adc apk operating and storage temperature range t j , t stg ? 55 to +150 c single pulse drain?to?source avalanche energy ? starting t j = 25 c (v dd = 30 vdc, v gs = 10 vdc, peak i l = 12 apk, l = 4.0 mh, r g = 25 ) e as 288 mj 1. 2 in. sq. fr?4 pcb mounting, (2 oz. cu 0.06 in. thick single sided), 10 sec. max. 2. 2 in. sq. fr?4 pcb mounting, (2 oz. cu 0.06 in. thick single sided), t = steady state. 3. minimum fr4 or g10 pcb, t = steady state. 4. pulse test: pulse width = 300 s, duty cycle = 2%. attributes characteristics value esd protection human body model machine model charged device model class 1e class a class 0 ordering information device package shipping ? ntms7n03r2 soic?8 2500 / tape & reel NTMS7N03R2G soic?8 (pb?free) 2500 / tape & reel ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specifications brochure, brd8011/d.
ntms7n03r2 http://onsemi.com 3 electrical characteristics (t c = 25 c unless otherwise noted) characteristic symbol min typ max unit off characteristics drain?to?source breakdown voltage (notes 5 and 7) (v gs = 0 vdc, i d = 0.25 madc) temperature coefficient (positive) v (br)dss 30 ? ? 41 ? ? vdc mv/ c zero gate voltage drain current (v ds = 30 vdc, v gs = 0 vdc) (v ds = 30 vdc, v gs = 0 vdc, t j = 125 c) i dss ? ? 0.02 ? 1.0 10 adc gate?body leakage current (v gs = 20 vdc, v ds = 0) i gss ? ? 100 nadc on characteristics gate threshold voltage (note 5) (v ds = v gs , i d = 0.25 madc) threshold temperature coefficient (negative) v gs(th) 1.0 ? 1.6 4.0 3.0 ? vdc mv/ c static drain?to?source on?resistance (notes 5 and 7) (v gs = 10 vdc, i d = 7.0 adc) (v gs = 4.5 vdc, i d = 3.5 adc) r ds(on) ? ? 18.6 23.5 23 28 m drain?to?source on?voltage (v gs = 10 vdc, i d = 5.0 adc) (notes 5 and 7) v ds(on) ? 93 115 mv forward transconductance (v ds = 15 vdc, i d = 2.0 adc) (note 5) g fs 3.0 13 ? mhos dynamic characteristics input capacitance (v ds = 25 vdc, v gs = 0 vdc, f = 1.0 mhz) c iss ? 1064 1190 pf output capacitance c oss ? 300 490 transfer capacitance c rss ? 94 120 switching characteristics (note 6) turn?on delay time (v dd = 10 vdc, i d = 5.0 adc, v gs = 4.5 vdc, r g = 9.1 ) (note 5) t d(on) ? 15 30 ns rise time t r ? 71 185 turn?off delay time t d(off) ? 27 70 fall time t f ? 38 80 turn?on delay time (v dd = 10 vdc, i d = 5.0 adc, v gs = 10 vdc, r g = 9.1 ) (note 5) t d(on) ? 8.0 ? rise time t r ? 38 ? turn?off delay time t d(off) ? 33 ? fall time t f ? 49 gate charge (v ds = 16 vdc, i d = 5.0 adc, v gs = 10 vdc) (note 5) q t ? 26 43 nc q 1 ? 3.1 ? q 2 ? 6.0 ? q 3 ? 5.5 ? source?drain diode characteristics forward on?voltage (note 5) (i s = 7.0 adc, v gs = 0 vdc) (note 5) (i s = 7.0 adc, v gs = 0 vdc, t j = 125 c) v sd ? ? 0.82 0.67 1.1 ? vdc reverse recovery time (i s = 7.0 adc, v gs = 0 vdc, di s /dt = 100 a/ s) (note 5) t rr ? 27 ? ns t a ? 15 ? t b ? 11.5 ? reverse recovery stored charge q rr ? 0.02 ? c 5. pulse test: pulse width 300 s, duty cycle 2%. 6. switching characteristics are independent of operating junction temperature. 7. reflects typical values. cpk max limit typ 3
ntms7n03r2 http://onsemi.com 4 typical electrical characteristics i d , drain current (amps) v gs = 10 v 0 0 0.1 0.2 0.3 1 0 8 10 20 v ds , drain?to?source voltage (volts) figure 1. on?region characteristics 0 0.5 1 3. 5 i d , drain current (amps) v gs , gate?to?source voltage (volts) figure 2. transfer characteristics t j = 25 c v ds = 10 v t j = 100 c 25 c ?55 c 0.4 0.5 3.6 v 1.5 0.6 0.7 2 12 6 4 5 10 6 3 5 v 2.8 v 2.4 v 4 2 2 1 14 16 18 7 8 9 2.5 3 0.8 0.9 3 v 3.2 v 3.4 v 3.8 v 4 v 4.6 v 6 v 7 v 8 v r ds(on) , drain?to?source resistance (ohms) r ds(on) , drain?to?source resistance (normalized) r ds(on) , drain?to?source resistance (ohms) 24 10 0.4 0.5 0.6 0 5 10 1 5 0 0.04 v gs , gate?to?source voltage (volts) figure 3. on?resistance versus gate?to?source voltage i d , drain current (amps) figure 4. on?resistance versus drain current and gate voltage 0 1 1.5 2 1 100 1000 t j , junction temperature ( c) figure 5. on?resistance variation with temperature v ds , drain?to?source voltage (volts) figure 6. drain?to?source leakage current versus voltage i dss , leakage (na) t j = 25 c v gs = 0 v v gs = 4.5 v v gs = 10 v i d = 3.5 a 0.3 68 10 v ?5 0 ?2 5 0 25 50 75 100 125 150 t j = 125 c 0.05 0.03 0 0.5 010203 0 0.2 0.02 10 t j = 100 c 0.1 i d = 3.5 a t j = 25 c 13 9 57 0.01
ntms7n03r2 http://onsemi.com 5 power mosfet switching switching behavior is most easily modeled and predicted by recognizing that the power mosfet is charge controlled. the lengths of various switching intervals ( t) are determined by how fast the fet input capacitance can be charged by current from the generator. the published capacitance data is difficult to use for calculating rise and fall because drain?gate capacitance varies greatly with applied voltage. accordingly, gate charge data is used. in most cases, a satisfactory estimate of average input current (i g(av) ) can be made from a rudimentary analysis of the drive circuit so that t = q/i g(av) during the rise and fall time interval when switching a resistive load, v gs remains virtually constant at a level known as the plateau voltage, v sgp . therefore, rise and fall times may be approximated by the following: t r = q 2 x r g /(v gg ? v gsp ) t f = q 2 x r g /v gsp where v gg = the gate drive voltage, which varies from zero to v gg r g = the gate drive resistance and q 2 and v gsp are read from the gate charge curve. during the turn?on and turn?off delay times, gate current is not constant. the simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an rc network. the equations are: t d(on) = r g c iss in [v gg /(v gg ? v gsp )] t d(off) = r g c iss in (v gg /v gsp ) the capacitance (c iss ) is read from the capacitance curve at a voltage corresponding to the off?state condition when calculating t d(on) and is read at a voltage corresponding to the on?state when calculating t d(off) . at high switching speeds, parasitic circuit elements complicate the analysis. the inductance of the mosfet source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. the voltage is determined by ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. the mosfet output capacitance also complicates the mathematics. and finally, mosfets have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified. the resistive switching time variation versus gate resistance (figure 9) shows how typical switching performance is affected by the parasitic circuit elements. if the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. the circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. power mosfets may be safely operated into an inductive load; however, snubbing reduces switching losses. gate?to?source or drain?to?source voltage (volts) c, capacitance (pf) 1200 1600 2400 figure 7. capacitance variation 2000 10 0 101520 v gs v ds 55 t j = 25 c c iss c oss c rss 800 400 v ds = 0 v v gs = 0 v c iss c rss 0 2800
ntms7n03r2 http://onsemi.com 6 v ds , drain?to?source voltage (volts) figure 8. gate?to?source and drain?to?source voltage versus total charge figure 9. resistive switching time variation versus gate resistance r g , gate resistance (ohms) 1 10 100 1000 100 10 1 t, time (ns) v dd = 24 v i d = 7 a v gs = 10 v t r t f t d(off) t d(on) v gs , gate?to?source voltage (volts) 0 10 6 2 0 q g , total gate charge (nc) 8 4 510 30 i d = 3.5 a t j = 25 c 15 v gs qt q2 q1 20 25 0 0.4 0.6 0.8 1.0 1.2 drain?to?source diode characteristics the switching characteristics of a mosfet body diode are very important in systems using it as a freewheeling or commutating diode. of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, emi and rfi. system switching losses are largely due to the nature of the body diode itself. the body diode is a minority carrier device, therefore it has a finite reverse recovery time, t rr , due to the storage of minority carrier charge, q rr , as shown in the typical reverse recovery wave form of figure 15. it is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. therefore, one would like a diode with short t rr and low q rr specifications to minimize these losses. the abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. the mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. the diode?s negative di/dt during t a is directly controlled by the device clearing the stored charge. however, the positive di/dt during t b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. therefore, when comparing diodes, the ratio of t b /t a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. a ratio of 1 is considered ideal and values less than 0.5 are considered snappy. compared to on semiconductor standard cell density low voltage mosfets, high cell density mosfet diodes are faster (shorter t rr ), have less stored charge and a softer reverse recovery characteristic. the softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell mosfet diode without increasing the current ringing or the noise generated. in addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses. 0.40 1.00 0 1 3 4 5 v sd , source?to?drain voltage (volts) figure 10. diode forward voltage versus current i s , source current (amps) v gs = 0 v t j = 25 c 2 6 7 8 0.50 0.70 0.60 0.80 0.90
ntms7n03r2 http://onsemi.com 7 i s , source current t, time figure 11. reverse recovery time (t rr ) di/dt = 300 a/ s standard cell density high cell density t b t rr t a t rr safe operating area the forward biased safe operating area curves define the maximum simultaneous drain?to?source voltage and drain current that a transistor can handle safely when it is forward biased. curves are based upon maximum peak junction temperature and a case temperature (t c ) of 25 c. peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in an569, ?transient thermal resistance ? general data and its use.? switching between the off?state and the on?state may traverse any load line provided neither rated peak current (i dm ) nor rated voltage (v dss ) is exceeded, and that the transition time (t r , t f ) does not exceed 10 s. in addition the total power averaged over a complete switching cycle must not exceed (t j(max) ? t c )/(r jc ). a power mosfet designated e?fet can be safely used in switching circuits with unclamped inductive loads. for reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions dif fering from those specified. although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. the energy rating decreases non?linearly with an increase of peak current in avalanche and peak junction temperature. although many e?fets can withstand the stress of drain?to?source avalanche at currents up to rated pulsed current (i dm ), the energy rating is specified at rated continuous current (i d ), in accordance with industry custom. the energy rating must be derated for temperature as shown in the accompanying graph (figure 13 ). maximum energy at currents below rated continuous i d can safely be assumed to equal the values indicated. t j , starting junction temperature ( c) e as , single pulse drain?to?sourc e figure 12. maximum rated forward biased safe operating area figure 13. maximum avalanche energy versus starting junction temperature avalanche energy (mj) 25 50 75 100 125 i d = 12 a 300 15 0 0 0.1 v ds , drain?to?source voltage (volts) 1 10 i d , drain current (amps) r ds(on) limit thermal limit package limit 0.01 v gs = 20 v single pulse t c = 25 c 10 0.1 10 ms 1 100 100 mounted on 2 sq. fr4 board (1 sq. 2 oz. cu 0.06 thick single sided) with one die operating, 10s max. 1 ms 100 s 10 s 50 150 200 350 100 250 400 dc
ntms7n03r2 http://onsemi.com 8 typical electrical characteristics figure 14. thermal response figure 15. diode reverse recovery waveform di/dt t rr t a t p i s 0.25 i s time i s t b t, time (s) rthja(t) , effective transient thermal resistance 1 0.1 0.01 d = 0.5 single pulse 1.0e?05 1.0e?04 1.0e?03 1.0e?02 1.0e?01 1.0e+00 1.0e+01 0.2 0.1 0.05 0.02 0.01 1.0e+02 1.0e+03 0.001 10 0.0163 0.0652 0.1988 0.6411 0.9502 72.416 f 1.9437 f 0.5541 f 0.1668 f 0.0307 f chip ambient normalized to ja at 10s.
ntms7n03r2 http://onsemi.com 9 package dimensions style 13: pin 1. n.c. 2. source 3. source 4. gate 5. drain 6. drain 7. drain 8. drain soic?8 case 751?07 issue af seating plane 1 4 5 8 n j x 45 k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. 6. 751?01 thru 751?06 are obsolete. new standard is 751?07. a b s d h c 0.10 (0.004) dim a min max min max inches 4.80 5.00 0.189 0.197 millimeters b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.053 0.069 d 0.33 0.51 0.013 0.020 g 1.27 bsc 0.050 bsc h 0.10 0.25 0.004 0.010 j 0.19 0.25 0.007 0.010 k 0.40 1.27 0.016 0.050 m 0 8 0 8 n 0.25 0.50 0.010 0.020 s 5.80 6.20 0.228 0.244 ?x? ?y? g m y m 0.25 (0.010) ?z? y m 0.25 (0.010) z s x s m 1.52 0.060 7.0 0.275 0.6 0.024 1.270 0.050 4.0 0.155 mm inches scale 6:1 *for additional information on our pb?free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. soldering footprint*
ntms7n03r2 http://onsemi.com 10 on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in different application s and actual performance may vary over time. all operating parameters, including ?typicals? must be validated for each customer application by customer?s technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its of ficers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. publication ordering information n. american technical support : 800?282?9855 toll free usa/canada japan : on semiconductor, japan customer focus center 2?9?1 kamimeguro, meguro?ku, tokyo, japan 153?0051 phone : 81?3?5773?3850 ntms7n03r2/d literature fulfillment : literature distribution center for on semiconductor p.o. box 61312, phoenix, arizona 85082?1312 usa phone : 480?829?7710 or 800?344?3860 toll free usa/canada fax : 480?829?7709 or 800?344?3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : http://onsemi.com order literature : http://www.onsemi.com/litorder for additional information, please contact your local sales representative.
|
